Skip to content

Commit 2d7df65

Browse files
committed
try to compile riscv vector tests without the "C" compress extension
1 parent f3910ea commit 2d7df65

File tree

2 files changed

+2
-2
lines changed

2 files changed

+2
-2
lines changed

ci/regression.sh.in

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -395,7 +395,7 @@ vector()
395395
echo "begin vector tests..."
396396

397397
make -C sim/simx clean && CONFIGS="-DEXT_V_ENABLE" make -C sim/simx
398-
TOOLDIR=@TOOLDIR@ XLEN=@XLEN@ VLEN=256 REG_TESTS=1 GEN_TESTS=0 ./tests/riscv/riscv-vector-tests/run-test.sh
398+
TOOLDIR=@TOOLDIR@ XLEN=@XLEN@ VLEN=256 REG_TESTS=1 GEN_TESTS=1 ./tests/riscv/riscv-vector-tests/run-test.sh
399399

400400
echo "vector tests done!"
401401
}

tests/riscv/riscv-vector-tests/gen-test.sh.in

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -23,7 +23,7 @@ cd env
2323
git clone https://github.com/riscv/riscv-test-env.git
2424
cd ..
2525

26-
make generate-stage1 --environment-overrides VLEN=$VLEN XLEN=$XLEN MODE=machine && make all -j$(nproc) --environment-overrides VLEN=$VLEN XLEN=$XLEN MODE=machine
26+
make generate-stage1 --environment-overrides VLEN=$VLEN XLEN=$XLEN MARCH=rv"$XLEN"imafv_zve"$XLEN"f MODE=machine && make all -j$(nproc) --environment-overrides VLEN=$VLEN XLEN=$XLEN MARCH=rv"$XLEN"imafv_zve"$XLEN"f MODE=machine
2727
mv out/v"$VLEN"x"$XLEN"machine/bin/stage2 $PREV_DIR/v"$VLEN"x"$XLEN"
2828

2929
cd $PREV_DIR

0 commit comments

Comments
 (0)