You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Copy file name to clipboardExpand all lines: src/MBC3.md
+2-2Lines changed: 2 additions & 2 deletions
Display the source diff
Display the rich diff
Original file line number
Diff line number
Diff line change
@@ -1,6 +1,6 @@
1
1
# MBC3
2
2
3
-
(max 2MByte ROM and/or 64KByte RAM and Timer)
3
+
(max 4 MiB ROM, 64 KiB RAM, and Timer)
4
4
5
5
Beside for the ability to access up to 2MB ROM (128 banks), and 32KB RAM
6
6
(4 banks), the MBC3 also includes a built-in Real Time Clock (RTC). The
@@ -68,7 +68,7 @@ MBC3B provides a running clock on power-on and after writing any even value to t
68
68
69
69
MBC3A's clock counters are indeterminate by default. Writing any value to this register latches the clock. MBC3A cannot provide a running clock. Naturally, it can latch repeatedly.
70
70
71
-
Most games write $00 and then $01 to this register. This procedure will latch the clock on both chips, even if it is already latched.
71
+
**tl;dr**: The behaviour of this register depends on the MBC's version, so for maximum compatibility, write $00 then $01 to this register to safely trigger latching.
0 commit comments